A CPU component that allows a hypervisor to assign private memory addresses for use by PCI devices assigned to guest operating systems, enforcing memory isolation between tenants. It is typically disabled or set to passthrough mode in high-performance GPU clusters to enable direct PCIe peer-to-peer transfers.